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Abstract 
The concept of digital telemetry demodulation depends upon a computer 
algorithm to accomplish bit synchronization by testing the incoming data 
stream over intervals that are one-third of a bit time early and one-third of 
a bit time late with respect to the estimated data transition time. Correct bit 
synchronization results when the estimated timing intervals have been adjusted 
properly. This early-late bit timing scheme coupled with a Costas data tracking 
loop is the basis for the digital demodulator discussed in this report. 
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Digital Demodulation with Data 
Subcarrier Tracking 
I .  Introduction II. Analysis of the Theoretical Model 
A. Development of the Model During the months of August and September, 1967, 
the earth, Mariner IV, and Mariner V were in relative 
positions to measure the effect of certain solar particles 
that follow spiral and linear paths as they travel outward 
from the sun. This was an exciting possibility when it is 
considered that this was the first time such a situation 
had occurred with these spacecraft. An analysis of the 
Deep Space Network (DSN) tracking capability during 
this period showed that with both spacecraft operating 
on their omnidirectional antennas and while being 
tracked with the 85-ft-diam DSN antenna, there was 
sufficient received signal strength to maintain lock on the 
R F  carrier. However, using the standard Mariner C two- 
channel telemetry demodulator (Ref. l), the bit error 
rate at this low signal level would be excessive because 
of the difficulty in maintaining demodulator lock in the 
telemetry sync channel. Thus, an effort was undertaken 
to develop a digital data subcarrier demodulator. This 
effort was constrained to demodulate the Mariner IV and 
Aiariner V 8%-bit/s telemetry in the spacecraft data 
mode 11. In addition, it would interface directly with the 
decommutation program presently in use at the DSN 
stations for the Mariner V mission. 
This report is intended to analyze the technique, de- 
scribe the operation, and present some of the results 
obtained while the demodulator was used by the 
Mariner IV and V spacecraft. 
The Mariner IV and V communication system is a 
binary phase-shifted-keyed (PSK) two-channel telemetry 
system. In a two-channel system (Ref. 2), one channel 
conveys synchronization information (bit-sync and sub- 
carrier phase information) and the other channel trans- 
mits the data. There is no overlap in the frequency 
spectrum, since the sync subcarrier is at the frequency 2#$ 
and the data subcarrier channel is at the frequency 
4#,. To coherently demodulate either subcarrier, it is 
necessary to estimate the phase and frequency of the 
subcarrier. 
The Mariner C hardware demodulator utilizes both of 
these channels for telemetry demodulation. At low signal 
levels, however, the bit error rate is high because of the 
inability to maintain lock on the sync channel. The power 
contained in this sync channel, however, does not convey 
any information other than the phase and frequency of 
the subcarrier and bit sync information, which can be 
derived from the data subcarrier. 
A number of methods have been proposed for generat- 
ing the phase and frequency reference from the received 
data subcarrier, thus eliminating the need for a separate 
sync subcarrier, even in the absence of a dc component 
in the modulation. The first method, the squaring loop, 
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Fig. 1 .  Mariner two-channel subcarrier telemetry 
spectrum 
has been analyzed in several papers (Refs. 3-5). A second 
method, originally proposed by Costas (Ref. 6) has been 
analyzed by Stiffler (Ref. 7) and Lindsey (Ref. 8) and 
was shown to be equivalent, theoretically, to the squar- 
ing loop. 
Based on this theory, if the output of the carrier track- 
ing loop in the receiver is passed through a bandpass 
filter centered on the 4fs data subcarrier (Fig. l), then 
the input to the digital demodulator is the binary PSK 
data subcarrier signal y(t).  This filter reduces the noise 
and eliminates the sync subcarrier and all harmonics of 
the square wave data channel. The phase and the fre- 
quency information can then be derived from the data 
signal using the Costas loop technique. 
Bit timing can be achieved through an early-late tim- 
ing scheme. Optimum bit timing estimation, however, 
requires the testing of each possible bit time and forming 
the product of the hyperbolic cosines of the matched 
filter outputs (Ref. 9). The optimum estimate corresponds 
to the largest product. This procedure would require a 
very fast computer to operate in real time. An alternative 
is to approximate the hyperbolic cosine by a parabola, 
which is valid for low signal-to-noise ratios, and thus 
only compute the sums of squares. A second alternative, 
and one that is quite practical to realize, is to test only 
early and late timing instead of testing every possible 
time. This early-late bit timing scheme coupled with the 
Costas subcarrier tracking loop is the basis for providing 
the necessary timing information required to demodulate 
the data. 
B. System Description 
The receiver-demodulator system diagram is shown in 
Fig. 2. The tracking receiver output, after passing through 
the bandpass filter, centered on the 4fs data subcarrier 
is the data subcarrier y(t) 
y(t) = f i A  m(t) COS ("t + 0) + n(t)  (1) 
for the binary signal, m(t) = *l. Equation (1) can then 
be rewritten as 
(2) y ( t )  = flAsin("t  + 0 + m) + n(t)  
where 
0 = phase of the received subcarrier 
w = frequency of the received data subcarrier = 
4fs 
m = + ~ / 2  
n(t) = white gaussian noise with zero mean, and one- 
sided spectral density, N ,  w/Hz 
A = data channel rms voltage 
DIGITAL 
DEMODULATOR 
PROGRAM 
2 
Fig. 2. Ground receiver and  digital demodulator system 
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The output of the bandpass filter is capacitively 
coupled to an amplifier that limits the input to the 
analog-to-digital converter (ADC). The ADC input volt- 
age is a variable function of the amplifier input signal- 
to-noise ratio per bit (ST/N,) as shown in Fig. 3. The 
amplifier has an AGC loop on the noise such that the 
signal input voltage to the ADC is constant at 0.96V rms. 
It will be shown later in this report that the bit timing 
loop and subcarrier phase loop threshold constants are 
both functions of the input signal amplitude. Use of the 
AGC loop in the amplifier allows the selection of the loop 
constants for use with varying ST/N,. 
This telemetry demodulator is designed to operate on 
the standard Deep Space Network (DSN) computer: the 
Scientific Data Systems (SDS) 920. This computer has a 
relatively slow computation time and its speed is an 
important factor when deciding which operations can be 
performed between ADC samples. 
2.5 
> 
31 - 
No' dB 
Fig. 3. Amplifier gain characteristic curve 
C. Subcarrier Tracking loop 
The digital demodulator block diagram is shown in 
Fig. 4. The lower section, which is the subcarrier track- 
ing loop, is a standard Costas loop. The phase of the data 
C 
CONTROLLED 
------ 
90 deg PHASE I 
I 
VOLTAGE- I 
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I 
I 
I 
SHIFTER 
I 
.--C FRAME SYNC SYNC LOOP FILTER CONTROLLED + t a(t) 
w (T) + n2 (t) 
w'  (T) + n2 (t) Lntn + '  c 0) 
L _ . - _ _ - - _ _ _ -  J 
Fig. 4. Demodulator functional diagram 
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subcarrier is extracted from the suppressed carrier signal 
plus noise y(t) by multiplying the input voltage of the 
two integrators (equivalent low-pass filters) with that 
produced from the square wave output of the digital 
voltage controlled oscillator (VCO) and a 90-deg phase 
shift of that voltage. The integrator outputs are then 
multiplied, and this signal is used to control the phase of 
the loop VCO. If 8 is the phase of the incoming signal 
and $is the phase of the loop VCO, then the Costas loop 
will attempt to zero the loop phase error, + = e - 8 
This analysis will assume that the loop phase error is 
constant over the duration of the bit time. Also, a bar 
over a variable will be used to indicate the ensemble 
average. The loop VCO output is a square wave whose 
Fourier series expansion is 
(3) 
" 2  A 
- (1 - cos nP) sin (Izot + 6)  a(t) = 
n=1 
After passing a(t) through the 90-deg phase shifter, we 
have a similar Fourier series for b(t): 
The output of the lower multiplier c(t) consists of the 
input signal plus noise multiplied by the VCO square 
wave. 
c(t) = y(t) a(t) + n(t) a(t) (5) 
square wave and the effect of the low-pass filter (inte- 
grator). Define 
(9) 
2 
n&) = [A n(t) cos ("4 = - n&) 
LF ?r r 
where n(t) = n,(t) cos (at + e) + q ( t )  sin (ot + 8) and 
n&) and ns(t) are stationary independent sample func- 
tions of a stationary random process. Thus, n,(t) and n,(t) 
are independent since n,(t) and n&t) are statistically 
independent. (The subscripts LF indicate that only the 
low-frequency components are retained.) The mean and 
variance are 
- -  
n,(t) = n&) = 0 
u;, - u;, = a; 
and 
where U: is the variance of the noise after passage through 
the integrator. 
The integral of white gaussian noise is the well- 
documented Weiner-Levy process (Ref. 11). If the input 
noise process has one-sided spectral density No V2/Hz 
(or two-sided density N J 2  V2/Hz), then the variance, u', 
of the integrated gaussian density is 
After multiplying and using the trigonometric identity, 
This concludes this short digression on the noise. 
2 sin (A) sin (B) = cos (A - B) - cos (A + B) (6) 
and realizing that the integrator acts like a low-pass 
filter (passing only the fundamental terns), 
Next, look at the passage of signal through the two 
integrators, considering first the upper integrator and 
then the lower integrator. For the upper integrator, 
and for the lower integrator, 
likewise, the output of the upper integrator is 
d(t) = tx 7r A COS (+) + b(t) n(t) (8) 
Digress for a moment to consider the effect of multiply- 
ing white Gaussian noise (Ref. 10) by the VCO output 
Before considering the integration process directly, the 
effects of the timing error T and data transitions must be 
investigated. The time difference between the start of a 
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bit and the start of the integration will be referred to 
as a bit timing error T.  The function of the bit timing 
loop (to be discussed in the next section) is to adjust the 
integrator start time so T = 0 and thus the integration is 
over one bit time. A bit transition is then coincident with 
the beginning and the end of each integration time. Let 
a prime (‘) denote a data transition (-1 to +1 or +l 
to -1) and no prime denote no transition between two 
adjacent bit times. 
+1 
0 .  
-1 
For the no-transition case, 
- - 
DATA STREAM 
A WITH POLARITY 
TRANSITIONS 
’ 
Figure 5 shows the four possible transition cases. The 
integrals (Eqs. 13 and 14) can be computed for the four 
possible cases. In summary: 
A 
d ( T )  = - (T - 2 1 T I ) COS (4 )  (17) 7r 
INTEGRATED DATA 
The VCO control voltage 6 ( t )  becomes 
When 6 ( t )  is averaged over the probability spaces of the 
noise and transitions, recall: 
(1) Probability of a transition = probability of no 
(2) The two noise functions are mutually independent. 
(3) The signal and noise are mutually independent. 
If we assume that 4 and are slowly varying functions 
of time, then the average loop phase error swill  only be 
a random function of the transition probability. 
transition = 1/2. 
Define - 
1 1 
2 
- 
6 ( t )  = - 8’(t) 4- 6 ( t )  
u(T) OR 
w (T) 
INTEGRATED DATA 
A WITH N O  TIMING 
ERROR, T = 0 
JPL TECHNICAL REPORT 32-1314 5 
Then, where 
ET2 + (T - 2 I T 1 )2]  sin (24) (21) - 2A2 
T2 
S(t) = - KO = VCO gain constant 
K ,  = multiplier constant 
The variance of 8, given that T and 4 are constant over a 
bit duration will be needed to formulate the subcarrier 
phase jitter 06. Since 
F ( p )  = loop filter transfer function 
If we let c = KO& and consider a first-order phase-locked 
loop, i.e., F ( p )  = 1, 
2 - -  
v i =  P(t) - 6(t) 
after squaring 6(t) and averaging over the transition and 
noise probabilities, we have 
in the absence of noise, 
+ t  = ( 1  - ch)" $0 (29) - 16A4 
S2(t) = yr4 [ T 2  + (T - 2 I T I)'] sin (24) COS (24) where 
and 
N: T 2  +o = the initial subcarrier tracking loop phase error 
[T2  4- (T - 2 I T  I)'] + 7A2NoT +- 
T2 n = t /T  
(23) 
Equations (26) and (29) combine to yield an expression 
for the variance of the tracking loop phase error, c; : 
NOT 1r2 A computed value of 6 at some time t (where t is an 
integer number at bit periods) has some error, E, due to 8A2 [T2 + (T - 2 I T 
the noise. 
6(t)  = 6(t) + Et 
NOT 1r2 { 8A2 [ T 2  + (T - 2 I TI)'] 
when the bit timing loop is locked, T = 0, and 
If it is assumed that 4 is small and that the linear assump- 
tion holds, sin (24) x 24 
S(t) = h+ + Et 
where If the output of the VCO is not a square wave with 
fundamental amplitude 4 / ~  but is a sine wave with peak 
amplitude @, then the variance of the phase error is 
I, 
= [ ( ~ )  + ( ~ ) ' 3  (32) 
The subcarrier tracking loop is closed by changing the 
estimated phase 4 according to the measured error signal 
Figure 6 shows the 0.9-dB degradation in performance 
when the sine wave subcarrier is demodulated with a 
square wave VCO output waveform (Eqs. 31 and 32). +t+i = + t  - Ko F ( p )  S(t) (27) 
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Fig. 6. Subcarrier tracking loop: standard deviation 
of the phase error 
D. Bit Timing Loop 
As discussed in the preceding section, the occurrence 
of a data polarity transition and the bit duration must be 
known before the data can be processed. The digital 
demodulator accomplishes bit timing by integrating d( t )  
over a bit duration that begins at one-third of a bit time 
before the local estimate of a bit transition. Independently, 
d ( t )  is also integrated one-third of a bit time after the 
local estimate. When these two integrator outputs are 
differenced in absolute value, the difference, or error 
signal, A(t ) ,  will be zero if there i s  no error in the local 
estimate. If A ( t )  is not zero, the local estimate of a bit 
transition time is incremented and the integration start 
and dump time in the bit timing loop and subcarrier 
tracking loop (T contributes to U: in Eq. 30) is adjusted 
to produce a new A(t ) .  
Consider first the integration of the signal portion of 
d( t )  in the early timing integrator for no data transitions 
between sample periods. The signal output of the early 
integrator x(T) 
t,+* + T / 3  
2 $ZAT COS (4) 
x(T) = d(t)  dt  = t 
and likewise for the late integrator 
J tn + 2 T / 3  
(341 
Considering now the noise, let the noise output of the 
early and late integrators be n,(t) and n,(t), respectively. 
The mean and variance of n,(t) and n&) are the same 
as for n,(t) .  
- -  
n,(t) = n&) = 0 (35) 
As in the subcarrier tracking loop, the effect of data 
transitions must be considered. The early and late inte- 
grator signal output for transitions with bit timing error T 
is shown in Fig. 7; After integrating d( t )  and considering 
an error T in the local integrator output for the data 
estimate, we have for the signal: 
(37) 
For the late integrator the output for a data transition is 
The noise terms n&) and nl(t) are defined in Eqs. (35) 
and (36). 
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After taking the absolute value of the integrator output and differencing, we have the bit timing loop error voltage, 
4 t h  
with probability = 
(39) 
withprobability = - 
I 4 T )  + n4(t) I - I x(T) + ndt) I 
I z'(T) + n4(T) I - I i ( T )  + n4t) I 
A ( t )  = 
The noise is gaussian with zero mean and the "signal"-- 
i.e., z(T)  or x(T)-is constant over a bit time. Thus, 
[ z (T )  + n4(t)] and [x(T)  + n,(t)] can be considered 
gaussian random processes with mean equal to the"signa1," 
z(T) or x(T).  The statistics of A ( t )  are then independent 
functions of the equiprobable transition occurrence and 
this nonzero mean gaussian process. 
Next, we investigate the mean bit timing error, A(t). 
By definition: 
Consider a general case for the nonzero gaussian 
process. Let 
y( t )  = h + n(t) (41) 
where y ( t )  is a gaussian random variable with mean A 
and variance 2. 
Therefore, 
Then, 
But the second integral is the error function 
(45) 
and then we have 
I Y(T) I = - 2u exp [ - ~ ( ~ ) ' ]  + 2herf (+) 
@ 
(46) 
Equation (40) can now be solved for A ( t )  using the results 
given in Eq. (46). 
- CX'(T)lZ @zf( T )  
- exp { NOT }) + z'(T) ' erf [-] q m  
(47) - i ( ~ ) * e r f [  f i i ( T )  ] w 
After substitution for i ( T )  and z'(T) from Eqs. (37) and 
(3% 
- dm { [ -8A2 (% + 2 ~ ) ~ c o s '  (+)I 
rr2N0T exP 
A(t) = - - 
2 x  
4A ($ - 27) cos (+)]I 
x q7qT 
Equation (48) yields the expected result: 
AT) = 0 
AT) = 0 
when T = 0 
when N o  = 0 
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DATA STREAM 
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I ,  WITH POLARITY 
TRANSITIONS 
0 T 2T 3T 0 T 2T 
INTEGRATION WITH 
NEGATIVE TIMING 
T ERROR, 0 > r 2-- 6 
LATE INTEGRATOR EARLY INTEGRATOR 
Fig. 7. Bit timing loop: integrator output showing the effect of bit timing error 
After simplifying Eq. (48), with the substitutions: 
a = (+ + 2.) 
and if we let R = S T / N ,  and r = 4 -\rR/rT where S = 
signal amplitude = A2 and assume the subcarrier track- 
ing loop is in lock (+ = 0) and (T  < T/6) ,  then, 
2A 
T Vrr A(t) -= [exp (-q) - exp (-F)] 
INTEGRATION WITH 
POSITIVE TIMING 
T ERROR, 0 C T c; 
Equation (49) has been evaluated for several values 
of R. The result (Fig. 8) shows that the mean timing error 
is approximately linear over the range 0 5 T 5 T/12 for 
[ -4dB 5 R _< 8dBl. Over this linear region, Eq. (49) 
reduces to 
(50) 
2A - 
A(t) = - 7r T [0.91 3- (0.12) ( R ) ]  
when the value for R is expressed in dB. Thus, the mean 
timing error is a function of both the timing offset and 
the signal-to-noise ratio. 
A computed value of A at some time t (where t is an 
integer number of bit periods) may differ from h(t) by 
an error, e,  caused by noise and bit timing error. 
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If k is defined as the slope of Eq. (49), then, 
A@) = k7 + et (52) 
The bit timing loop is locked in a manner analogous to 
the locking of the subcarrier tracking loop by changing the 
bit timing according to the previous bit error signal, 
where 
b = K , * K ,  
K ,  = multiplier constant 
K ,  = VCO gain constant 
In the absence of noise, Eqs. (52) and (53) combine to 
yield the transient response of the loop: 
~t (1 - b k ) " ~ ,  (54) 
where 
T~ = initial bit timing error 
n = number of elapsed bit periods = t /T 
Combine Eqs. (51) and (54) for the variance of the bit 
timing loop U: 
c; ~ hk ($) 
2 - b k  
The next step is to determine A T ) .  By squaring Eq. (39), we have 
where, by definition, 
After substitution, 
where 
E* = z (T )  + n,(t) 
E? = x(T) + n3(t) 
E {  = z'(T) + n,(t) 
E ;  = x'(T) + n:&) 
el, e2, E { ,  E', are gaussian random variables with 
- 
The average I E? 1 is defined as 
(59) 
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The joint probability density function p(el, e2) is 
where p is the correlation coefficient, which we will 
define as 
and during the T/3 nonoverlap period, 
(64) 
-- -- 
€1 €2 - El  €2 = 0 
(64) 
2 
Upon expanding the numerator, we note that and e2 P = 3  
are correlated only during the 2T/3 overlap in the bit 
timing loop integrations and are equal to each other 
during this time. During the 2T/3 overlap period, 
Returning to Eq- (eo), 
I z I =I- I=€, E'P(E1, €?)LEEl LEE2 
0 0  
(63) 
~ -- 2 
€1 €2 - E l  €2 = --a2 3 
After evaluating Eq. (65) by following an approach used 
by Stiffler (Ref. 9), we obtain the result: 
4 8 12 16 20 24 
TIMING OFFSET r, rns 
Fig. 8. Bit timing loop: average bit timing loop 
error voltage 
- 
In a similar manner, we can determine I E; $ 1 .  In fact, 
it readily follows from Eq. (66): 
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Finally, we have a solution for Eq. (58) and thus an expression for the bit timing loop variance: 
Y 
I AY 
INPUT 'T 1 '  
E. Digitization of the VCO 
In the continuous system, the VCO output y is a linear 
function of the input error signal E .  
Y 
OUTPUT 
where Kvco is the VCO gain constant (slope) defined as 
incremental output - Ay 
incremental input A€ 
-- Kvco = 
Consider now a nonlinear device, such as the digital 
mechanization of the VCO shown in Sketch A. The output 
signal y is zero until the error voltage exceeds threshold eT. 
At that time the VCO output is a step response with 
height AT. 
1.0 I I I I R = - ' -  I 
R =  4dB 
I E T  = 1 . 4 7 x 1 0  
I 
I 
//R = 8 dB I 
I I I I I I 
-4 -3 -2 -1 0 1 2 3 4 
VCO INPUT, eT 
Fig. 9. Mean output of a digital voltage 
controlled oscillator 
Equation (71) is shown in Fig. 9. Equation (71) is appli- 
cable to the VCOs in the bit timing loop and subcarrier 
tracking loop when 7 is replaced by the appropriate 
u(T),  u'(T), zc;(T), tc;'(T), x(T), x'(T), z (T) ,  or z'(T). 
This degradation of the loop VCO constant caused by 
the nonlinearity of the digital VCO will be an important 
factor in the selection of the bit timing and subcarrier 
tracking phase loop threshold. 
Sketch A. Digital VCO 
We want to find the average VCO response. Assume the 
input E is a gaussian random process, with mean = E and 
variance = u :. The average VCO output 7 is 
= t i y  [I..f. (e) - erfc (%)I 
Upon using the definition of the error function, we have 
7 = Ay [ erf ( - ') - erf ( ~ ) ]  (71) 
F. Probability of Error 
The probability of error (or bit error rate) is a con- 
venient means of comparing the performance of telem- 
etry demodulators. In this section, we will rely upon the 
linear analysis by Lindsey (Ref. 12) for the uncoded 
coherent PSK sine wave subcarrier channel. Considering 
only the phase jitter and disregarding the bit timing 
jitter, Lindsey demonstrated that the probability of error, 
PE,  for the sine wave subcarrier tracking loop is 
P g  = 
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Using Lindsey's notation, I I I. Software Description 
A 2R 
S =  
B L ( 1  + (+) 
1 9=- T 
Digress for a moment to consider the bandwidth of the 
Costas loop, B,. The overall loop transfer function L(s) is 
1 
as + 1 L(s)  = ~ (73) 
where a is the time constant of the loop. The response of 
the loop from Eq. (29) is 
Thus, 
-T 
In (1 - ch) a =  (75) 
From the linear phase locked loop theory (Ref. 13) for 
the first-order loop, 
1 
2a 
- - 
Finally, 
In (1 - ch) 
2T 
B, = - (77) 
Since Lindsey's result is for a system with a sine wave 
reference in the Costas loop, Eq. (72) will be degraded 
0.9 dB when used with a square wave Costas loop ref- 
erence. 
A. The Computer and ADC 
The digital demodulator is a computer program, writ- 
ten in SDS symbol language for the SDS 920 computer. 
The program performs three major functions: (1) the 
acquisition of phase lock with the data subcarrier, 
(2)  the acquisition of bit timing lock with the incoming 
data stream, and (3) the acquisition of frame and word 
synchronization. The computer then outputs data, bit 
sync, and word sync in a form suitable for processing in 
the decommutation program. 
The ADC converts the analog signal input from the 
receiver to digital values for input to the computer. 
The ADC format is 11 bits plus sign. It receives its 
digitize commands at a 1-KHz rate from the computer 
millisecond clock. 
E. The Subcarrier Tracking loop 
The digital mechanization of the subcarrier tracking 
loop is shown in Fig. 10. The integrators are replaced by 
their digital equivalent summing networks. Also, the 
phase error S ( t )  is summed over 4 calculations before it 
is compared to the phase threshold. The program samples 
the incoming data signal every 54 deg and multiplies this 
value by the square wave VCO output. The loop then 
integrates, multiplies, and adjusts the square wave phase 
as necessary to achieve and maintain phase lock. 
C. Bit Timing loop 
The theoretical integrators in the bit timing loop 
(Fig. 11) are also replaced by discrete summing devices. 
The difference of the early and late timing sums for 
4 bit times is stored before it is compared with the bit 
position error threshold. If the error exceeds threshdd, 
the bit timing is changed by T/120. The excess over the 
threshold is then saved for the next threshold comparison. 
D. Frame Sync and Word Sync 
Frame synchronization is performed by correlating 
the incoming data stream with the known Mariner 
mode I1 (420 frame) in which the first 7 bits of a frame 
are one bits (engineering sync) and the 141st thru 155th 
bits are a 15-bit PN code (science sync). Once frame and 
word sync have been achieved, the program outputs both 
wotd sync and bit sync to the decommutation program. 
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Fig. 10. Computer algorithm for the subcarrier tracking loop 
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t 
I 
J ----------------- Ar  TIMING ADJUSTMENT 
Fig. 11. Computer algorithm for the bit timing loop 
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E. Computer Scaling 
The ADC converts an input voltage to a binary num- 
ber. For a 10-V input, the ADC outputs the number 
(211 - 1) or 2047. The ADC is linear and its scale factor, 
KADC, is 
Knnc = 204.7 bits/V 
The computer timing and ADC sampling are derived 
from the millisecond clock. This means that all incoming 
frequencies are converted to samples per second accord- 
ing to the computer timing ratio K,. 
K ,  = lOOOsamples/s 
F. Variable Loop Parameters 
The program accepts the following loop parameters 
(1) 4f, sample rate = 0.36F = (1 - A f / f )  (150) (0.36) 
Af = doppler frequency offset from nominal 
from the typewriter: 
where: 
f = nominal downlink subcarrier frequency 
(2) Subcarrier tracking loop error threshold = 
(3) Subcarrier tracking loop VCO step response = A$ 
(4) Bit timing loop error threshold = AT 
(5) Bit timing loop Vco step response = AT 
IV. System Design 
the selection of the proper loop parameters. 
The operation of the digital demodulator depends upon 
A. Subcarrier Tracking Loop 
The product of the composite loop gain c and the 
slope h of the loop error voltage 8 ( t )  determines the re- 
sponse of the subcarrier tracking loop in the absence of 
noise. If ch = 1, the loop is critically damped and it 
removes the initial phase error in one sample. If ch < 1, 
the loop is underdamped, which is the region of desired 
operation. 
If we assume that the multiplier gain K,,, is unity, then 
the phase loop VCO gain constant K ,  is 
h K ,  = AB 
8T 
- 
Once the product ch has been specified, the VCO gain 
constant is then determined by selecting A$\ and sub- 
ject to operation in the linear region of Eq. (71) over the 
expected signal-to-noise ratio. 
B. Bit Timing Loop 
The product of the loop gain b and the slope of the 
loop timing error h is specified in a similar manner for 
the bit timing loop. The loop gain, which was previously 
defined as 
b = K,*K, 
is equal to the VCO constant when the multiplier gain 
K ,  is unity. The VCO outputs AT when the timing error 
exceeds AT. The step response of the VCO is then 
The selection of A?. and AT (once b h has been specified) 
is also subject to the constraint that the operation should 
be in the linear region of Eq. (71). 
C. Performance 
The digital demodulator was operated successfully 
during the Mariner ZV reacquisition in September 1967. 
The following parameters were determined theoretically 
and used in the computer program. 
8T = 3.53 x lo-" (V-s)' 
A??= 0.0698 (Rad) 
A ,  = 0.547 (V-s) 
AT = lo-'' ( s )  
After calculating the mean and variance of 4 and deter- 
mining the average subcarrier tracking loop VCO out- 
put, notice that for the signal-to-noise ratios of interest 
( R  = 2 to 8 dB) and for the phase threshold that was 
selected, the average VCO output is about A8/2 or 0.0349 
radians when 8(T) exceeds aT. The phase loop constant 
ch is approximately 0.1075. The subcarrier tracking loop 
phase error is summed over 4 bit times. If this sum ex- 
ceeds 18 deg (or 4.5 deg/bit) the average phase is 
adjusted by 2 deg. 
In the bit timing loop the timing error is summed over 
4 bit periods. As shown in Fig. 8 the average timing error 
is a function of the parameter R. At R = 2, the error ac- 
cumulates to 19.3 ms before a shift of 1 ms is made. At 
R = 8 dB, a shift of 1 ms is made when the timing error 
JPL TECHNICAL REPORT 32-7314 15 
reaches 11.9 ms. The average timing shift differs from the 
instantaneous due to the nonlinear VCO. 
The performance of the digital demodulator was veri- 
fied experimentally by counting the errors in demodulat- 
ing a known data stream. The results of this test are 
shown in Fig. 12. Over the region of interest the experi- 
mental P,  agreed with the theoretical P E .  
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Fig. 12. Digital demodulator error probability 
V. Summary and Recommendations 
The Mariner digital demodulator was an experimental 
effort to develop a computer-aided demodulator that 
would operate in real time with a flight project and have 
the design capability to tolerate relatively slow compu- 
tation time such as in the SPS 920 computer. The effort 
was very successful. The digital demodulator was in- 
stalled at DSN stations 11, 12, and 51, giving nearly con- 
tinuous telemetry coverage of the Mariner IV and V 
spacecraft during periods of low received signal strength. 
While noting the success of the effort, mention should 
be made of the compromises which were made in the 
design. 
A. Square Wave VCO Output Waveform 
The input to the Digital Demodulator program is the 
first harmonic of the Mariner 1967 telemetry data signal. 
Optimum demodulation would be accomplished by mix- 
ing the received data signal with a sine wave subcarrier 
reference in the Costas loop. When a square wave ref- 
erence is used, this results in a 0.9-dB power loss. The 
square wave reference was used because a sine wave 
VCO output would require the storage of a sine table 
and the subsequent table lookup time in the computer. 
B. T / 3  Bit Timing 
In the bit timing loop, the bit stream was sampled 
T / 3  before a transition and T / 3  after the transition. This 
left an overlap of 2T/3 during which the noise was cor- 
related. For T / 4  early-late timing, the noise would be 
correlated for T / 2  s, thus reducing the contribution of 
the noise to the bit timing jitter. The T / 3  early-late 
scheme was chosen since the bit time is evenly divisible 
by the period of the data subcarrier, allowing the pro- 
gram to be written in single precision notation. A frac- 
tional division would necessitate double precision 
arithmetic with the subsequent increase in computer time. 
C. The Difference of Absolute Values 
The outputs of the early and late integrators are dif- 
ferenced in magnitude in this digital demodulator. This 
operation was selected because of the saving in operation 
time in taking the absolute value of a number as com- 
pared with squaring in the computer. The expression for 
the mean and variance for the difference of squares how- 
ever is quite simple compared with the difference of 
absolute values. The mean error for the absolute value 
case is a function of the input signal-to-noise ratio. 
Stiffler (Ref. 9) demonstrated that for the difference of 
squares case the mean error is independent of R. In the 
former case, then, the parameter R must be supplied to 
the computer program if a constant bit error threshold is 
to be used for all R. 
D. Storage of the Error Voltages for Four Bit Times 
In both the loops, the loop error is summed over four 
bit times. This scheme was proposed in an attempt to 
16 JPL TECHNICAL REPORT 32-7314 
decrease the noise contribution to the loop jitter. This is 
true if the sum is normalized over the number of bits, n. 
Since the noise jitter for n bit times, 
increases as a function of (n)”. The noise jitter per bit is 
then [(n)”/n] g. However, the quantization of the VCO 
as a nonlinear function must be considered. Summing the 
loop error over n bits results in a higher threshold. This 
higher threshold can be avoided by normalizing the sum 
over the number bit periods. 
N,nT 
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